"How do FPGAs execute blocking assignments in one clock cycle?"
Is the perfect question to frame common learning curve hurdles that folks need to get over when learning HDL.
https://www.reddit.com/r/FPGA/comments/1mcezqx/software_fpga_execution_a_pipelinec_response/