⚡ Gateware może być przyjemny – o DSLu i transakcyjnym sprzęcie
@ariac z @coreforge pokaże, że projektowanie #FPGA nie musi być bolesne. Na przykładzie prostego procesora #RISCV poznacie #Amaranth – oparty na Pythonie język opisu sprzętu – oraz bibliotekę #Transactron.
📍 Gdzie? Wydział Matematyki i Informatyki UAM w Poznaniu
📅 Kiedy? Sobota, 30 maja 2026
👉 Sprawdź program: https://piwo.sh
🎟️ ODBIERZ DARMOWY BILET: https://app.evenea.pl/event/piwo2026/
RT @lauriewired: Die Hardware in alten chinesischen Cloud-Beschleunigerkarten beeindruckt mich nie. Wenn du auf dem chinesischen eBay (Idlefish) stöberst, kannst du ein Xilinx UltraScale-FPGA für etwa 50 US-Dollar bekommen. Zum Vergleich: Der gleiche Rohchip kostet auf Mouser aktuell etwa 2.100 US-Dollar.
mehr auf Arint.info
#CloudHardware #FPGA #HardwareDeals #SiliconValley #TechDeals #Xilinx #arint_info
<p>RT @lauriewired: Die Hardware in alten chinesischen Cloud-Beschleunigerkarten beeindruckt mich nie. Wenn du auf dem chinesischen eBay (Idlefish) stöberst, kannst du ein Xilinx UltraScale-FPGA für etwa 50 US-Dollar bekommen. Zum Vergleich: Der gleiche Rohchip kostet auf Mouser aktuell etwa 2.100 US-Dollar.</p> <p><a href="https://arint.info/@Arint/116593585130185611">mehr</a> auf <a href="https://arint.info/">Arint.info</a></p> <p>#CloudHardware #FPGA #HardwareDeals #SiliconValley #TechDeals #Xilinx #arint_info</p> <p><a href="https://x.com/lauriewired/status/2056065420386590810#m">https://x.com/lauriewired/status/2056065420386590810#m</a></p>
Designing a Scientific Calculator from scratch in FPGA
🚨 NEWS: Analogue 3D Introduce il Salvataggio Istantaneo: Una Rivoluzione per il Retrogaming su N64
Ecco i punti chiave in breve:
💡 La console retro Analogue 3D, basata su tecnologia FPGA e progettata per riprodurre fedelmente i giochi Nintendo 64, ha ricevuto un aggiornamento firmware che cambia radicalmente l...
#firmware #retrogaming #fPGA #analogue3D #salvataggioIstantaneo
👾 Inside the SuperStation One - YouTube
FPGA-level emulation is a key step in pre-silicon chip design validation. However, emulating large-scale multi-core systems increasingly exceed the hardware resource capacity of a single FPGA, limiting the feasibility of full-system emulation. To address this challenge, we introduce EMiX, a scalable multi-FPGA framework that enables distributed emulation of multi-core RISC-V architectures beyond single-FPGA resource limits. EMiX systematically partitions a monolithic multi-core design into multiple components and deploys them across multiple interconnected FPGAs, effectively exploiting inter-FPGA interconnects to balance scalability and performance without requiring fundamental RTL redesign. We prototype EMiX with a 64-core architecture across eight interconnected Alveo U55c FPGAs (scalable on core and FPGA counts), successfully demonstrating full-system execution including Linux boot. EMiX will be released as an open-source platform.
FPGA-level emulation is a key step in pre-silicon chip design validation. However, emulating large-scale multi-core systems increasingly exceed the hardware resource capacity of a single FPGA, limiting the feasibility of full-system emulation. To address this challenge, we introduce EMiX, a scalable multi-FPGA framework that enables distributed emulation of multi-core RISC-V architectures beyond single-FPGA resource limits. EMiX systematically partitions a monolithic multi-core design into multiple components and deploys them across multiple interconnected FPGAs, effectively exploiting inter-FPGA interconnects to balance scalability and performance without requiring fundamental RTL redesign. We prototype EMiX with a 64-core architecture across eight interconnected Alveo U55c FPGAs (scalable on core and FPGA counts), successfully demonstrating full-system execution including Linux boot. EMiX will be released as an open-source platform.
EMiX: Emulating Beyond Single-FPGA Limits
https://arxiv.org/abs/2604.27012
#HackerNews #EMiX #FPGA #emulation #technology #innovation #hardware #design
FPGA-level emulation is a key step in pre-silicon chip design validation. However, emulating large-scale multi-core systems increasingly exceed the hardware resource capacity of a single FPGA, limiting the feasibility of full-system emulation. To address this challenge, we introduce EMiX, a scalable multi-FPGA framework that enables distributed emulation of multi-core RISC-V architectures beyond single-FPGA resource limits. EMiX systematically partitions a monolithic multi-core design into multiple components and deploys them across multiple interconnected FPGAs, effectively exploiting inter-FPGA interconnects to balance scalability and performance without requiring fundamental RTL redesign. We prototype EMiX with a 64-core architecture across eight interconnected Alveo U55c FPGAs (scalable on core and FPGA counts), successfully demonstrating full-system execution including Linux boot. EMiX will be released as an open-source platform.
FPGA-level emulation is a key step in pre-silicon chip design validation. However, emulating large-scale multi-core systems increasingly exceed the hardware resource capacity of a single FPGA, limiting the feasibility of full-system emulation. To address this challenge, we introduce EMiX, a scalable multi-FPGA framework that enables distributed emulation of multi-core RISC-V architectures beyond single-FPGA resource limits. EMiX systematically partitions a monolithic multi-core design into multiple components and deploys them across multiple interconnected FPGAs, effectively exploiting inter-FPGA interconnects to balance scalability and performance without requiring fundamental RTL redesign. We prototype EMiX with a 64-core architecture across eight interconnected Alveo U55c FPGAs (scalable on core and FPGA counts), successfully demonstrating full-system execution including Linux boot. EMiX will be released as an open-source platform.
HWE Bench: A new unbounded Benchmark for LLMs (GPT 5.5 is on top)
HWE Bench는 LLM이 설계한 RISC-V CPU 마이크로아키텍처를 FPGA에서 실제 성능으로 평가하는 무한 확장 벤치마크입니다. 기존 벤치마크와 달리 상한선이 없어 모델이 더 나은 설계를 찾을수록 점수가 계속 상승하며, GPT-5.5 모델이 인간 설계 기준인 VexRiscv를 크게 능가하는 성능을 기록했습니다. 이 벤치마크는 LLM의 하드웨어 설계 능력과 마이크로아키텍처 혁신을 실시간으로 추적할 수 있어 AI 하드웨어 엔지니어링 연구에 중요한 도구가 될 전망입니다.
P.I.W.O. Poznań
Arint - SEO+KI
Lobsters
Meteora Web
jbz
GripNews
N-gated Hacker News
Hacker News
Hacker News
sayzard