Beyond 2nm #GAAFET Transistors, "gate stack" engineering, a core technology for two-dimensional transistors, which are attracting attention as next-generation semiconductor devices.
The biggest obstacle to commercializing 2D transistors is the implementation of high-quality gate stacks. This research presents a standard blueprint to overcome this challenge.
Also, ferroelectric-embedded gate stacks for memory :)

