Release nextpnr 0.10 Ā· YosysHQ/nextpnr

archapi: New "resources" API to represent mutually exclusive routing resources gatemate: Performance improvements, floorplanning support, support for use of more routing resources gowin: initial GW...

GitHub
@yrabbit nice to see some GW5 stuff in there. šŸ‘
@WillFlux This time, not everything is mine 🤣 - @gatecat made a big contribution.
@yrabbit is it possible to summarise the state of GW5 support? Clocks, bram, DSPs etc.

@WillFlux

The GW5A family isn't actually a set of chips that differ in the number of LUTs—as it turns out, it's a marketing name for at least 3 different architectures: 25k, 60k, and 138k. They differ in their PLLs, clocks, SSRAM, DSPs, HCLKs, and even their bitstream organization, for heaven's sake!

Starting with the GW5A-25A, I’ve built a clock, OSC, PLL, ADC, BSRAM, ALU, and DSP. Right now, I’m working on the HCLK and IDES/OSER—the routing is already working; I just need to set the fuses.

@WillFlux

I also took a look at the GW5AST-138C and built an SSRAM (which isn’t available in the 25k version) and a simplified version of the clock.

@WillFlux @gatecat added BSRAM support for the GW5AST-138C—well, because it's different from the 25k ;)
@yrabbit thanks. Now you mention it, I remember learning the 138k wasn't just a bigger 25K, which is a shame. šŸ˜”

@WillFlux Yeah, as someone who knows a thing or two about the inner workings of the GW5A, I can confirm that the 25k isn't even close to the 138k.

And for now, the 25k can't boot up your computer with a DVI connection because it lacks OSER10 :)

@yrabbit so GW5A is more branding exercise than an architecture.