@sci_photos ja oder du schreibst halt statt python vernünftigen C code, dann reichen auch 16 🙃
| Pronouns | He/Him |
troll_hacks
- 38 Followers
- 21 Following
- 20 Posts
https://github.com/thacks42/
@sci_photos lass dich nicht von den DC-Photonen ablenken ;)
@sci_photos aber warum denn den monat erst aufwändig in ne Zahl umrechnen? ;)
@whitequark afaik there should never be ethyl-cyanoacrylate in surgical glue. It polymerizes faster than 2-octyl, leading to shorter and brittle chains (not great for squishy humans) and breaks down sooner, potentially releasing formaldehyde into the not yet healed wound.
I wouldn't be surprised if 2-octyl actually also works better for gluing things that are subject to stress cycles due to it being less brittle...
I wouldn't be surprised if 2-octyl actually also works better for gluing things that are subject to stress cycles due to it being less brittle...
In part 3 of writing a #brainfuck #compiler in #assembly and C++ we start the reimplementation and introduce some useful abstractions:
https://thacks42.github.io/2024/05/04/writing-a-brainfuck-jit-for-fun-and-profit-part-3.html
https://thacks42.github.io/2024/05/04/writing-a-brainfuck-jit-for-fun-and-profit-part-3.html
Enfys 🏴 🏳️⚧️ 🔜 Revision
@loeb It's called redundancy, for when you want to be *really* sure about the state of A1 :P
In part 2 of my series on writing a #brainfuck #compiler in #assembly we discuss (and implement) some simple optimization passes and draft a way forward to more complex ones...
https://thacks42.github.io/2024/02/10/writing-a-brainfuck-jit-for-fun-and-profit-part-2.html
https://thacks42.github.io/2024/02/10/writing-a-brainfuck-jit-for-fun-and-profit-part-2.html
@aziz on x86-64 you either globally enable or disable paging (and thus virtual memory) using CR0. This then sets the behavior of *all* instructions referring to memory.
This requires you to set up a proper page table pointer in CR3,
and will then be used by the MMU to map virtual to physical address space.
You can explicitly load/flush cache lines on x86-64.
This requires you to set up a proper page table pointer in CR3,
and will then be used by the MMU to map virtual to physical address space.
You can explicitly load/flush cache lines on x86-64.