@mntmn Hey! I assume you're familiar with PCIE at the hardware level with all your MNT work? I'm trying to understand PCIE design with an ARM chip for a project I have in mind, but I can't find a definitive guide for splitting PCIE lanes and how different generations can be split for best performance. Would you have any suggestions for where I could look?
💜 Go, Rust, Kubernetes
🏢 @Bitbucket @Atlassian
😇😈 she/her 🏳️⚧️ 🏳️🌈
📖 me.kxd.dev
| Site | https://me.kxd.dev |
| Pronouns | she/her |
| Bluesky/AT Proto | @kxd.dev |
| Twitter (rarely) | @aphistic |