@mntmn Hey! I assume you're familiar with PCIE at the hardware level with all your MNT work? I'm trying to understand PCIE design with an ARM chip for a project I have in mind, but I can't find a definitive guide for splitting PCIE lanes and how different generations can be split for best performance. Would you have any suggestions for where I could look?