I spend more time writing tests than actual code and I like it that way.
@lindseyb This applies so hard to my Verilog coding procedure
@lindseyb me too. I usually end up with 3 to 4 times as much test code as product code. It really liberates one to try radical refactorings and optimisations.