I spend more time writing tests than actual code and I like it that way.
@lindseyb This applies so hard to my Verilog coding procedure