going back through my memory of FPGA architecture and thinking that I could probably design a semi-reasonable FPGA if I sacrifice common sense on the altar of performance.
@lofty I would be very interested to read a blog post about the design process if you end up doing that. Especially if common sense must die to improve performance.