@avesbury_rosetta oh god, please no!
I don't want to have spent years writing a Verilog replacement just to have software people adopt Verilog