Hi! We build fast verilog simulators using just in time compilation. Our simulator outperforms existing verilog simulators by up to x100. verijit is a project by @cfbolz and @CanLehmann.

Check out out demo video here: https://www.youtube.com/watch?v=PXgUsEjvAOY

#fpga #verilog #introduction