@gwenhaelG

38 Followers
40 Following
68 Posts

#openFPGALoader v1.1.0 is out! ๐ŸŽ‡
Major highlights:
- BPI Flash
- completed ECP3 support
- improved CertusNXPro
- build-time cable/vendor driver selection
- dirtyJtag updates
- all IDCODE for Xilinx 7Series & US+
- docs refresh

Thanks to all ๐Ÿป

Full release notes:
https://github.com/trabucayre/openFPGALoader/releases/tag/v1.1.0

Release v1.1.0 release ยท trabucayre/openFPGALoader

Evolution summary: core new added option to select/deselect all cables, added variables ENABLE_xxx to enable corresponding cables. Some vendor drivers needs to to be disabled accordlingly CMakeLis...

GitHub
Started with @GSGlabs LUNA to build a custom USB device with @enjoy_digital LiteX.
โœ… LiteX now includes an Amaranth2VConverter module: it's now easy to integrate Amaranth cores.
โœ… An LUNA ACM wrapper is integrated and can serve as a ValentyUSB alternative.
Tested on the @RadionaOrg ULX4M board.
I have decided to spend my week off work by working.

Currently, this means more diagrams for the Cologne Chip GateMate.

Let's start exploring the memory in the new GW5A chip series!๐Ÿคฃ

#fpga#gowin

Want to use openFPGALoader with no installs โ€” even from your phone? Now you can! ๐ŸŽ‡

Check out the web interface for openFPGALoader. Big thanks to @enjoy_digital for the idea & sponsorship

Ready-to-use server: https://ofl.trabucayre.com

Repo: https://github.com/trabucayre/openFPGALoader_webUSB

Yey!!! openFPGALoader Release v1.0.0 ๐Ÿ˜€ ๐Ÿพ

https://github.com/trabucayre/openFPGALoader/releases/tag/v1.0.0

Release v1.0.0 release ยท trabucayre/openFPGALoader

Evolution summary: core new common: added function to split a string to a vector by using a delimiter jtag: added method to retrieves number of devices in the JTAG chain main: added detect_flash i...

GitHub

openFPGALoader v1.0.0 is out!
Major highlights:
- Complete spiOverJtag rework for Xilinx with support for complex JTAG chains
- New Sponsors/Partners section
- AlteraFPGA MAX10 support with full internal Flash features
- LatticeSemiconductor ECP3 + ECP5 SSPI access
- Espressif Systems ESP32-S3 as JTAG bridge

https://github.com/trabucayre/openFPGALoader/releases/tag/v1.0.0

Thanks to users, contributors and sponsors!

Woohoo! #SDRAM on #ULX5M is working with #LiteX #FemetoRV!!! #Cologne GateMateA1 that is #CM5 pin compatible... All done with #opensource toolchain!
Received an Arrow's AXE5000 (Agilex5).
It's time to search for JTAG's documentation (must be understood: reverse on USB trafic/Logic Analyzer).
As I did not post for a long time I will start from an end. We got #ULX5M-GS up and running!!! #CM5 pin compatible #FPGA #SoM with #EU Cologne #GateMate A1 and fully open source toolchain. Still lots of work left, but I am really happy to see DVI out!